

# **DDR4 U-DIMM**

Version 1.1 Jul. 19, 2021

8GB U-DIMM DDR4-3200(CL22)

AD4U320038G22-BHYD



## **General Description:**

AD4U320038G22-BHYD is DDR4-3200(CL22)-22-22SDRAM memory module. The SPD is programmed to JEDEC standard latency 2666Mbps timing of 22-22-22at 1.2V. The module is composed of 8Gb CMOS DDR4 SDRAMs in FBGA package and one 4Kbit EEPROM in 8pin TDFN package on a 288pin glass-epoxy printed circuit board.

The module is a Dual In-line Memory Module and intended for mounting onto 288 pins edge connector sockets. Synchronous design allows precise cycle control with the use of system clock. Data I/O transactions are possible on both edges of DQS. Range of operating frequencies, programmable latencies and burst lengths allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.


#### Features:

- Power supply(Normal)
   VDD & VDDQ = 1.2V +5% / -5%
   VPP = 2.5V +10% / -5%
  - VDDSPD = 2.5V (2.25V to3.6V)
- Burst Length (BL):8 and 4 with Burst Chop(BC)
  Bi-directional, differential data strobe (DQS and /DQS)
- Differential clock input operation
- DLL aligns DQ and DQS transition with CK transition
- Double-data-rate architecture; two data transfers per clock cycle
- 16 internal banks; 4 groups of 4 banks each
- Internal self-calibration through ZQ pin (RZQ:240 ohm±1%)
- Low-power auto refresh(LPASR)
- Tc of 0°C to 95°C
  - -64ms, 8192-cycle refresh at 0°C to 85°C
  - -32ms, 8192-cycle refresh at 85°C to 95°C
- 8-bit pre-fetch architecture
- Nominal and dynamic on-die termination (ODT) for data, strobe, and mask signals
- Data bus inversion for data bus(DBI)
- Data bus Write CRC
- Lead-free and Halogen-free products are RoHS Compliant



# **Package Dimensions:**

[8GB -1Rank, 1024Mx8DDR4SDRAMs]



Note: All dimensions are in millimeters(mils) and should be kept within a tolerance of ± 0.15(5.91), unless otherwise specified.



## **Ordering Information:**



### Server /IPC DRAM Module P/N Decoder

