



# DDR5 U-DIMM



(Photo for reference only.)

Version 1.0

Dec. 20, 2022

**PC5-5600 | 1.1V | CL46**

16GB

## Proprietary and Confidential

All information, materials and content available in this document are protected by copyrights and other intellectual property rights of ADATA Technology Co., Ltd., all rights are strictly reserved. Any portion of this document shall not be reproduced, copied, or translated to any other forms without permission from ADATA Technology Co., Ltd.

**Revision History**

| Revision | Date          | Description     | Editor    |
|----------|---------------|-----------------|-----------|
| 1.0      | Dec. 20, 2022 | Initial release | Alan Peng |

## **TABLE OF CONTENTS**

|                                                                  |             |
|------------------------------------------------------------------|-------------|
| <b>1.0 General Description .....</b>                             | <b>1</b>    |
| <b>2.0 Key Features .....</b>                                    | <b>1</b>    |
| <b>3.0 Pin Assignment and Descriptions .....</b>                 | <b>2~3</b>  |
| <b>4.0 Function Block Diagram.....</b>                           | <b>4</b>    |
| <b>5.0 Absolute Maximum Ratings .....</b>                        | <b>5</b>    |
| <b>6.0 Operation Temperature Condition .....</b>                 | <b>5</b>    |
| <b>7.0 DC Operating Condition .....</b>                          | <b>5</b>    |
| <b>8.0 AC &amp; DC Input Measurement Levels .....</b>            | <b>6</b>    |
| <b>9.0 IDD Specification .....</b>                               | <b>6</b>    |
| <b>10.0 Timings used for IDD, IPP and IDDQ Measurement .....</b> | <b>7</b>    |
| <b>11.0 Timing Parameters .....</b>                              | <b>8~10</b> |
| <b>12.0 Physical Dimensions .....</b>                            | <b>11</b>   |
| <b>13.0 Ordering Information .....</b>                           | <b>12</b>   |

## 1.0 General Description

AD5U560016G8-BHYA is DDR5-5600(CL46)-45-45 SDRAM memory module. The SPD is programmed to JEDEC standard latency 5600Mbps timing of 46-45-45 at 1.1V. The module is composed of 16Gb CMOS DDR5 SDRAMs in FBGA package and one 8Kbit SPD Hub in 8pin TDFN package on a 288pin glass–epoxy printed circuit board.

The module is a Dual In-line Memory Module and intended for mounting onto 288 pins edge connector sockets. Synchronous design allows precise cycle control with the use of system clock. Data I/O transactions are possible on both edges of DQS. Range of operating frequencies, programmable latencies and burst lengths allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

## 2.0 Key Features

- **Power supply (Normal)**
  - $V_{in\_Bulk} = 5V$
  - $VDD \ \& \ VDDQ = 1.1V \ (+0.066V \ / \ -0.033V)$
  - $VPP = 1.8V \ (+0.108V \ / \ -0.054V)$
  - $VDDSPD = 1.8V \ (1.7V \ to \ 1.98V)$
- **1.1V Pseudo open-drain I/O**
- **Burst Length (BL) 16 and 8 with Burst Chop(BC)**
- **Decision feedback equalization (DFE)**
- **32 internal banks; 8 groups of 4 banks each**
- **Tc of 0°C to 95°C**
  - 32ms,8192-cycle refresh at 0°C to 85°C
  - 16ms,8192-cycle refresh at 85°C to 95°C
- **Serial presence detect hub (SPD Hub) with Integrated temperature sensor**
- **Lead-free and Halogen-free products are RoHS Compliant.**
- **All bank and same bank refresh**
- **Multi-purpose command (MPC)**
- **Loopback mode**
- **Data bus Write CRC**
- **CS/CA training mode**
- **On-die ECC**
- **ZQ Calibration**
- **1N/2N mode support for Commands**
- **Command-based non-target (NT) nominal, DQ/DQS park, and dynamic WR on-die termination(ODT)**
- **JEDEC Standard Compliant.**

### 3.0 Pin Assignment and Descriptions

Table 3-1 Pin Assignment

| 288-Pin DDR5 UDIMM Front |                 |     |                 |     |                 |     |                 | 288-Pin DDR5 UDIMM Back |                 |     |                 |     |                 |     |                 |
|--------------------------|-----------------|-----|-----------------|-----|-----------------|-----|-----------------|-------------------------|-----------------|-----|-----------------|-----|-----------------|-----|-----------------|
| Pin                      | Symbol          | Pin | Symbol          | Pin | Symbol          | Pin | Symbol          | Pin                     | Symbol          | Pin | Symbol          | Pin | Symbol          | Pin | Symbol          |
| 1                        | VIN_BULK        | 37  | DQ20_A          | 73  | CK0_A_c         | 109 | V <sub>SS</sub> | 145                     | VIN_BULK        | 181 | DQ22_A          | 217 | CK1_A_c         | 253 | V <sub>SS</sub> |
| 2                        | RFU             | 38  | V <sub>SS</sub> | 74  | V <sub>SS</sub> | 110 | DQ5_B           | 146                     | VIN_BULK        | 182 | V <sub>SS</sub> | 218 | V <sub>SS</sub> | 254 | DQ7_B           |
| 3                        | RFU             | 39  | DQ21_A          | 75  | RFU             | 111 | V <sub>SS</sub> | 147                     | PWR_GOOD        | 183 | DQ23_A          | 219 | RFU             | 255 | V <sub>SS</sub> |
| 4                        | HSCL            | 40  | V <sub>SS</sub> | 76  | RFU             | 112 | DQ8_B           | 148                     | HSA             | 184 | V <sub>SS</sub> | 220 | RFU             | 256 | DQ10_B          |
| 5                        | HSDA            | 41  | DQ24_A          | 77  | V <sub>SS</sub> | 113 | V <sub>SS</sub> | 149                     | RFU             | 185 | DQ26_A          | 221 | V <sub>SS</sub> | 257 | V <sub>SS</sub> |
| 6                        | V <sub>SS</sub> | 42  | V <sub>SS</sub> | 78  | CK0_B_t         | 114 | DQ9_B           | 150                     | V <sub>SS</sub> | 186 | V <sub>SS</sub> | 222 | CK1_B_t         | 258 | DQ11_B          |
| 7                        | RFU             | 43  | DQ25_A          | 79  | CK0_B_c         | 115 | V <sub>SS</sub> | 151                     | PWR_EN          | 187 | DQ27_A          | 223 | CK1_B_c         | 259 | V <sub>SS</sub> |
| 8                        | V <sub>SS</sub> | 44  | V <sub>SS</sub> | 80  | V <sub>SS</sub> | 116 | DM1_B_n         | 152                     | RFU             | 188 | V <sub>SS</sub> | 224 | V <sub>SS</sub> | 260 | DQS1_B_c        |
| 9                        | DQ0_A           | 45  | DM3_A_n         | 81  | RFU             | 117 | V <sub>SS</sub> | 153                     | V <sub>SS</sub> | 189 | DQS3_A_c        | 225 | RFU             | 261 | DQS1_B_t        |
| 10                       | V <sub>SS</sub> | 46  | V <sub>SS</sub> | 82  | CA12_B          | 118 | DQ12_B          | 154                     | DQ2_A           | 190 | DQS3_A_t        | 226 | RFU             | 262 | V <sub>SS</sub> |
| 11                       | DQ1_A           | 47  | DQ28_A          | 83  | V <sub>SS</sub> | 119 | V <sub>SS</sub> | 155                     | V <sub>SS</sub> | 191 | V <sub>SS</sub> | 227 | V <sub>SS</sub> | 263 | DQ14_B          |
| 12                       | V <sub>SS</sub> | 48  | V <sub>SS</sub> | 84  | CA10_B          | 120 | DQ13_B          | 156                     | DQ3_A           | 192 | DQ30_A          | 228 | CA11_B          | 264 | V <sub>SS</sub> |
| 13                       | DQS0_A_c        | 49  | DQ29_A          | 85  | CA8_B           | 121 | V <sub>SS</sub> | 157                     | V <sub>SS</sub> | 193 | V <sub>SS</sub> | 229 | CA9_B           | 265 | DQ15_B          |
| 14                       | DQS0_A_t        | 50  | V <sub>SS</sub> | 86  | V <sub>SS</sub> | 122 | DQ16_B          | 158                     | DM0_A_n         | 194 | DQ31_A          | 230 | V <sub>SS</sub> | 266 | V <sub>SS</sub> |
| 15                       | V <sub>SS</sub> | 51  | CB0_A           | 87  | CA6_B           | 123 | V <sub>SS</sub> | 159                     | V <sub>SS</sub> | 195 | V <sub>SS</sub> | 231 | CA7_B           | 267 | DQ18_B          |
| 16                       | DQ4_A           | 52  | V <sub>SS</sub> | 88  | CA4_B           | 124 | DQ17_B          | 160                     | DQ6_A           | 196 | CB2_A           | 232 | CA5_B           | 268 | V <sub>SS</sub> |
| 17                       | V <sub>SS</sub> | 53  | CB1_A           | 89  | V <sub>SS</sub> | 125 | V <sub>SS</sub> | 161                     | V <sub>SS</sub> | 197 | V <sub>SS</sub> | 233 | V <sub>SS</sub> | 269 | DQ19_B          |
| 18                       | DQ5_A           | 54  | V <sub>SS</sub> | 90  | CA2_B           | 126 | DQS2_B_c        | 162                     | DQ7_A           | 198 | CB3_A           | 234 | CA3_B           | 270 | V <sub>SS</sub> |
| 19                       | V <sub>SS</sub> | 55  | DQS4_A_c        | 91  | CA0_B           | 127 | DQS2_B_t        | 163                     | V <sub>SS</sub> | 199 | V <sub>SS</sub> | 235 | CA1_B           | 271 | DM2_B_n         |
| 20                       | DQ8_A           | 56  | DQS4_A_t        | 92  | V <sub>SS</sub> | 128 | V <sub>SS</sub> | 164                     | DQ10_A          | 200 | ALERT_n         | 236 | V <sub>SS</sub> | 272 | V <sub>SS</sub> |
| 21                       | V <sub>SS</sub> | 57  | V <sub>SS</sub> | 93  | CS0_B_n         | 129 | DQ20_B          | 165                     | V <sub>SS</sub> | 201 | V <sub>SS</sub> | 237 | CS1_B_n         | 273 | DQ22_B          |
| 22                       | DQ9_A           | 58  | CS0_A_n         | 94  | V <sub>SS</sub> | 130 | V <sub>SS</sub> | 166                     | DQ11_A          | 202 | CS1_A_n         | 238 | V <sub>SS</sub> | 274 | V <sub>SS</sub> |
| 23                       | V <sub>SS</sub> | 59  | V <sub>SS</sub> | 95  | RESET_n         | 131 | DQ21_B          | 167                     | V <sub>SS</sub> | 203 | V <sub>SS</sub> | 239 | DQS4_B_c        | 275 | DQ23_B          |
| 24                       | DM1_A_n         | 60  | CA0_A           | 96  | V <sub>SS</sub> | 132 | V <sub>SS</sub> | 168                     | DQS1_A_c        | 204 | CA1_A           | 240 | DQS4_B_t        | 276 | V <sub>SS</sub> |
| 25                       | V <sub>SS</sub> | 61  | CA2_A           | 97  | CB0_B           | 133 | DQ24_B          | 169                     | DQS1_A_t        | 205 | CA3_A           | 241 | V <sub>SS</sub> | 277 | DQ26_B          |
| 26                       | DQ12_A          | 62  | V <sub>SS</sub> | 98  | V <sub>SS</sub> | 134 | V <sub>SS</sub> | 170                     | V <sub>SS</sub> | 206 | V <sub>SS</sub> | 242 | CB2_B           | 278 | V <sub>SS</sub> |
| 27                       | V <sub>SS</sub> | 63  | CA4_A           | 99  | CB1_B           | 135 | DQ25_B          | 171                     | DQ14_A          | 207 | CA5_A           | 243 | V <sub>SS</sub> | 279 | DQ27_B          |
| 28                       | DQ13_A          | 64  | CA6_A           | 100 | V <sub>SS</sub> | 136 | V <sub>SS</sub> | 172                     | V <sub>SS</sub> | 208 | CA7_A           | 244 | CB3_B           | 280 | V <sub>SS</sub> |
| 29                       | V <sub>SS</sub> | 65  | V <sub>SS</sub> | 101 | DQ0_B           | 137 | DM3_B_n         | 173                     | DQ15_A          | 209 | V <sub>SS</sub> | 245 | V <sub>SS</sub> | 281 | DQS3_B_c        |
| 30                       | DQ16_A          | 66  | CA8_A           | 102 | V <sub>SS</sub> | 138 | V <sub>SS</sub> | 174                     | V <sub>SS</sub> | 210 | CA9_A           | 246 | DQ2_B           | 282 | DQS3_B_t        |
| 31                       | V <sub>SS</sub> | 67  | CA10_A          | 103 | DQ1_B           | 139 | DQ28_B          | 175                     | DQ18_A          | 211 | CA11_A          | 247 | V <sub>SS</sub> | 283 | V <sub>SS</sub> |
| 32                       | DQ17_A          | 68  | V <sub>SS</sub> | 104 | V <sub>SS</sub> | 140 | V <sub>SS</sub> | 176                     | V <sub>SS</sub> | 212 | V <sub>SS</sub> | 248 | DQ3_B           | 284 | DQ30_B          |
| 33                       | V <sub>SS</sub> | 69  | CA12_A          | 105 | DQS0_B_c        | 141 | DQ29_B          | 177                     | DQ19_A          | 213 | RFU             | 249 | V <sub>SS</sub> | 285 | V <sub>SS</sub> |
| 34                       | DQS2_A_c        | 70  | RFU             | 106 | DQS0_B_t        | 142 | V <sub>SS</sub> | 178                     | V <sub>SS</sub> | 214 | RFU             | 250 | DM0_B_n         | 286 | DQ31_B          |
| 35                       | DQS2_A_t        | 71  | V <sub>SS</sub> | 107 | V <sub>SS</sub> | 143 | RFU             | 179                     | DM2_A_n         | 215 | V <sub>SS</sub> | 251 | V <sub>SS</sub> | 287 | V <sub>SS</sub> |
| 36                       | V <sub>SS</sub> | 72  | CK0_A_t         | 108 | DQ4_B           | 144 | RFU             | 180                     | V <sub>SS</sub> | 216 | CK1_A_t         | 252 | DQ6_B           | 288 | RFU             |

Table 3-2 Pin Descriptions


| Pin Name                 | Description                             | Pin Name                       | Description                                            |
|--------------------------|-----------------------------------------|--------------------------------|--------------------------------------------------------|
| CA[12:0]_A<br>CA[12:0]_B | Address and Command Bus                 | DQ[31:0]_A<br>DQ[31:0]_B       | DIMM memory Data bus channel A & B                     |
| CS[1:0]_A<br>CS[1:0]_B   | Chip Select                             | CB[7:0]_A<br>CB[7:0]_B         | DIMM ECC Checkbits (CB) channel A & B                  |
| PAR_A<br>PAR_B           | Parity input                            | DQS[9:0]_A_t<br>DQS[9:0]_B_t   | Data Strobes<br>(positive line of differential pair)   |
| CK_t                     | Clocks (true/positive)                  | DQS[9:0]_A_c<br>DQS[9:0]_B_c   | Data Strobes<br>(negative line of differential pair)   |
| CK_c                     | Clocks (complement/negative)            | TDQS[9:5]_A_t<br>TDQS[9:5]_B_t | Not valid for x4 operation. Enabled via Mode Register. |
| ALERT_n                  | Alert for CRC error                     | TDQS[9:5]_A_c<br>TDQS[9:5]_B_c | Not valid for x4 operation. Enabled via Mode Register. |
| RESET_n                  | Set DRAM to known state                 | VIN_BULK                       | DIMM Power Supply from system to PMIC                  |
| PCAMP                    | Control and Monitor Port                | VIN_MGMT                       | DIMM Power Supply from system to PMIC                  |
| HSCL                     | I2C/I3C-Basic Host Sideband Bus Clock   | VSS                            | Power supply return (ground)                           |
| HSDA                     | I2C/I3C-Basic Host Sideband Bus Data    | RFU                            | Reserved for future use                                |
| HSA                      | I2C/I3C-Basic Host Sideband Bus Address | LBDQS                          | Loopback Data strobe output                            |
| LBDQ                     | Loopback Data output:                   |                                |                                                        |
|                          |                                         |                                |                                                        |

1. TDQSx and DQSx\_t share a pin..

2. DDR5 UDIMM has 2 channels (channel-A and channel-B) of signal bus. The signals with suffix: \_A (e.g. DQ0\_A) are for channel-A, and the signals with suffix: \_B (e.g. DQ0\_B) are for channel-B

## 4.0 Function Block Diagram

Figure 4-1 1Rank, x8 DDR5 SDRAMs



Note : ZQ resistors are 240  $\Omega$   $\pm$  1%.

## 5.0 Absolute Maximum Ratings

Table 5-1 Absolute Maximum DC Ratings

| Parameter                             | Symbol    | Value      | Unit |
|---------------------------------------|-----------|------------|------|
| Voltage on VDD supply relative to Vss | VDD       | -0.3 ~ 1.4 | V    |
| Voltage on VDDQ pin relative to Vss   | VDDQ      | -0.3 ~ 1.4 | V    |
| Voltage on VPP pin relative to Vss    | VPP       | -0.3 ~ 2.1 | V    |
| Voltage on any pin relative to Vss    | VIN, VOUT | -0.3 ~ 1.4 | V    |
| Storage temperature                   | TSTG      | -55 ~ +100 | °C   |

**Notes:**

DDR5 SDRAM component specification.

## 6.0 Operation Temperature Condition

Table 6-1 Operation Temperature Condition

| Parameter                             | Symbol | Value   | Unit | Note |
|---------------------------------------|--------|---------|------|------|
| Normal Operating Temperature Range    | TC     | 0~+85   | °C   |      |
| Extended Temperature Range (Optional) | TC     | +85~+95 | °C   | 1    |

**Notes:**

(1) Refresh commands must be doubled in frequency, reducing the refresh interval tREFI to 1.95  $\mu$ s

## 7.0 DC Operating Condition

Voltage referenced to Vss=0V, VDD&VDDQ=1.1V(+0.066V/-0.033V), Tc = 0 to 85 °C

Table 7-1 DC Operating Condition

| Parameter                  | Symbol   | Min.  | Typ. | Max   | Unit | Note  |
|----------------------------|----------|-------|------|-------|------|-------|
| Host Supply Voltage        | VIN_BULK | 4.25  | 5.0  | 5.5   | V    |       |
| PMIC Output Supply Voltage | VDD      | 1.067 | 1.1  | 1.166 | V    | 1,2,3 |
| PMIC Output Supply Voltage | VDDQ     | 1.067 | 1.1  | 1.166 | V    | 1,2,3 |
| PMIC Output Supply Voltage | VPP      | 1.746 | 1.8  | 1.908 | V    | 3     |
| PMIC Output Supply Voltage | VDDSPD   | 1.70  | 1.8  | 1.98  | V    |       |

**Notes:**

- (1) VDD must be within 66mv of VDDQ
- (2) AC parameters are measured with VDD and VDDQ tied together.
- (3) This includes all voltage noise from DC to 2 MHz at the DRAM package ball.



## 8.0 AC & DC Input Measurement Levels

Overshoot and Undershoot specifications for CAC - No Ballot

## 9.0 IDD Specification

Table 9-1 VDDQ = VDD = 1.1V(1.067V~1.166V),PC5-5600

| Symbol | Condition                                               | 16GB | Unit |
|--------|---------------------------------------------------------|------|------|
| IDD0   | One bank ACTIVATE-PRECHARGE current                     | TBD  | mA   |
| IDD0F  | Operating Four Bank Active-Precharge Current            | TBD  | mA   |
| IDD2N  | Precharge Standby Current                               | TBD  | mA   |
| IDD2P  | Precharge Power-Down Current                            | TBD  | mA   |
| IDD3N  | Active standby current                                  | TBD  | mA   |
| IDD3P  | Active Power-Down Current                               | TBD  | mA   |
| IDD4R  | Burst Read Current                                      | TBD  | mA   |
| IDD4W  | Burst write current                                     | TBD  | mA   |
| IDD5B  | Burst Refresh Current (1x REF)                          | TBD  | mA   |
| IDD5C  | Burst Refresh Current (Same Bank Refresh Mode)          | TBD  | mA   |
| IDD6N  | Self refresh current: Normal temperature range (0–85°C) | TBD  | mA   |
| IDD7   | Bank interleave read current                            | TBD  | mA   |
| IDD8   | Maximum power-down current                              | TBD  | mA   |

## 10.0 Timings used for IDD, IPP and IDDQ Measurement

Table 10-1 Timings used for IDD, IPP and IDDQ Measurement

| Symbol           | DDR5-4400 | DDR5-4800 | DDR5-5200 | DDR5-5600 | DDR5-6000 | DDR5-6400 | Units |
|------------------|-----------|-----------|-----------|-----------|-----------|-----------|-------|
| Bin(CL-tRCD-tRP) | 36-36-36  | 40-39-39  | 42-42-42  | 46-45-45  | 48-48-48  | 52-52-52  |       |
| Parameter        | Min       | Min       | Min       | Min       | Min       | Min       |       |
| tCK              | 0.454     | 0.416     | 0.385     | 0.357     | 0.333     | 0.312     | ns    |
| CL               | 36        | 40        | 42        | 46        | 48        | 52        | nCK   |
| CWL              | 36        | 39        | 42        | 45        | 48        | 52        | nCK   |
| nRCD             | 36        | 49        | 42        | 45        | 48        | 52        | nCK   |
| nRC              | 70        | 77        | 83        | 89        | 96        | 102       | nCK   |
| nRAS             | 106       | 115       | 125       | 134       | 144       | 153       | nCK   |
| nRP              | 36        | 39        | 42        | 45        | 48        | 52        | nCK   |
| nRFC 8Gb         | 430       | 469       | 506       | 546       | 586       | 625       | nCK   |
| nRFC 16Gb        | 650       | 709       | 766       | 826       | 886       | 946       | nCK   |
| nRFC 32Gb        | TBD       | TBD       | TBD       | TBD       | TBD       | TBD       | nCK   |

## 11.0 Timing Parameters

Table 11-1 Timing Parameters

| Parameter                                                              | Symbol     | DDR5-4800                                                              |        | DDR5-5600        |        | DDR5-6400        |        | Unit   | Notes   |
|------------------------------------------------------------------------|------------|------------------------------------------------------------------------|--------|------------------|--------|------------------|--------|--------|---------|
|                                                                        |            | Min                                                                    | Max    | Min              | Max    | Min              | Max    |        |         |
| Clock Timing                                                           |            |                                                                        |        |                  |        |                  |        |        |         |
| Clock period average                                                   | tCK (AVG)  | 0.416                                                                  | <0.454 | 0.357            | <0.384 | 0.312            | <0.333 | ns     | 1       |
| Command and Address Timing                                             |            |                                                                        |        |                  |        |                  |        |        |         |
| Read to Read command delay for same bank group                         | tCCD_L     | max(8nCK, 5ns)                                                         | –      | max(8nCK, 5ns)   | –      | max(8nCK, 5ns)   | –      | nCK,ns | 8       |
| Write to Write command delay for same bank group                       | tCCD_L_WR  | max(32nCK, 20ns)                                                       | –      | max(32nCK, 20ns) | –      | max(32nCK, 20ns) | –      | nCK,ns | 8       |
| Write to Write command delay for same bank group, second write not RMW | tCCD_L_WR2 | max(16nCK, 10ns)                                                       | –      | max(16nCK, 10ns) | –      | max(16nCK, 10ns) | –      | nCK,ns | 8       |
| Read to Write command delay for same bank group                        | tCCD_L_RTW | CL - CWL + RBL/2 + 2tCK - (Read DQS offset) + (tRPST - 0.5tCK) + tWPRE |        |                  |        |                  |        | nCK,ns | 3,5,6,8 |
| Write to Read command delay for same bank group                        | tCCD_L_WTR | CWL + WBL/2 + Max(16nCK,10ns)                                          |        |                  |        |                  |        | nCK,ns | 4,6,8   |
| Read to Read command delay for different bank group                    | tCCD_S     | 8                                                                      | –      | 8                | –      | 8                | –      | nCK    | 8       |
| Write to Write command delay for different bank group                  | tCCD_S_WR  | 8                                                                      | –      | 8                | –      | 8                | –      | nCK    | 8       |
| Read to Write command delay for different bank group                   | tCCD_S_RTW | CL - CWL + RBL/2 + 2tCK - (Read DQS offset) + (tRPST - 0.5tCK) + tWPRE |        |                  |        |                  |        | nCK,ns | 3,5,6,8 |
| Write to Read command delay for different bank group                   | tCCD_S_WTR | CWL + WBL/2 + Max(4nCK,2.5ns)                                          |        |                  |        |                  |        | nCK,ns | 4,6,8   |
| Write to Read with Auto Precharge command delay for same bank          | tCCD_WTRA  | CWL + WBL/2 + tWR - tRTP                                               |        |                  |        |                  |        | nCK,ns | 2,4,6,8 |

| Parameter                                                                             | Symbol     | DDR5-4800               |     | DDR5-5600               |     | DDR5-6400               |     | Unit   | Notes |
|---------------------------------------------------------------------------------------|------------|-------------------------|-----|-------------------------|-----|-------------------------|-----|--------|-------|
|                                                                                       |            | Min                     | Max | Min                     | Max | Min                     | Max |        |       |
| Activate to Activate<br>command delay to same<br>bank group for 1KB page<br>size      | tRRD_L(1K) | max(8nCK,<br>5ns)       | –   | max(8nCK,<br>5ns)       | –   | max(8nCK,<br>5ns)       | –   | nCK,ns | 8     |
| Activate to Activate<br>command delay to same<br>bank group for 2KB page<br>size      | tRRD_L(2K) | max(8nCK,<br>5ns)       | –   | max(8nCK,<br>5ns)       | –   | max(8nCK,<br>5ns)       | –   | nCK,ns | 8     |
| Activate to Activate<br>command delay to different<br>bank group for 1KB page<br>size | tRRD_S(1K) | 8                       | –   | 8                       | –   | 8                       | –   | nCK    | 8     |
| Activate to Activate<br>command delay to different<br>bank group for 2KB page<br>size | tRRD_S(2K) | 8                       | –   | 8                       | –   | 8                       | –   | nCK    | 8     |
| Four activate window for<br>1KB page size                                             | tFAW (1K)  | Max(32nCK,<br>13.333ns) | –   | Max(32nCK,<br>11.428ns) | –   | Max(32nCK,<br>10.000ns) | –   | nCK,ns |       |
| Four activate window for<br>2KB page size                                             | tFAW (2K)  | Max(40nCK,<br>16.666ns) | –   | Max(40nCK,<br>14.285ns) | –   | Max(40nCK,<br>12.500ns) | –   | nCK,ns |       |
| Read to Precharge<br>command delay                                                    | tRTP       | Max(12nCK,<br>7.5ns)    | –   | Max(12nCK,<br>7.5ns)    | –   | Max(12nCK,<br>7.5ns)    | –   | nCK,ns | 8     |
| Precharge to Precharge<br>command delay                                               | tPPD       | 2                       | –   | 2                       | –   | 2                       | –   | nCK    | 7,8   |
| Write recovery time                                                                   | tWR        | 30                      | –   | 30                      | –   | 30                      | –   | ns     | 8     |

**Notes:**

- tCK(avg)min listed for reference only, refer to the Speed Bins and Operations section which lists all valid tCK(avg) values.
- tCCD\_WTRA(min) shall always be greater than or equal to CWL + WBL/2 + tWR(min) - tRTP(min), and when using the appropriate rounding algorithms,  
nCCD\_WTRA(min) shall always be greater than or equal to CWL + WBL/2 + nWR(min) - nRTP(min).

- RBL: Read burst length associated with Read command

RBL = 32 (36 w/ RCRC on) for fixed BL32 and BL32 in BL32 OTF mode

RBL = 16 (18 w/ RCRC on) for fixed BL16 and BL16 in BL32 OTF mode

RBL = 16 (18 w/ RCRC on) for BL16 in BC8 OTF mode and BC8 in BC8 OTF mode

---

4. WBL: Write burst length associated with Write command

WBL = 32 (36 w/ WCRC on) for fixed BL32 and BL32 in BL32 OTF mode

WBL = 16 (18 w/ WCRC on) for fixed BL16 and BL16 in BL32 OTF mode

WBL = 16 (18 w/ WCRC on) for BL16 in BC8 OTF mode and BC8 in BC8 OTF mode

5. 5 - The following is considered for tRTW equation

1tCK needs to be added due to tDQS2CK

Read DQS offset timing can pull in the tRTW timing


1tCK needs to be added when 1.5tCK postamble

6. CWL=CL-2

7. tPPD applies to any combination of precharge commands (PREab, PREsb, PREpb). tPPD also applies to any combination of precharge commands to a different die in a 3DS DDR5 SDRAM.

## 12.0 Physical Dimensions

Figure 12-1 Physical Dimensions



### Notes:

All dimensions are in millimeters (mils) and should be kept within a tolerance of  $\pm 0.15(5.91)$ , unless otherwise specified.

## 13.0 Ordering Information

Figure 13-1 Ordering Information

